首页> 外文OA文献 >Energy-Efficient Cache Coherence for Embedded Multi-Processor Systems through Application-Driven Snoop Filtering
【2h】

Energy-Efficient Cache Coherence for Embedded Multi-Processor Systems through Application-Driven Snoop Filtering

机译:通过应用程序驱动的探听过滤,为嵌入式多处理器系统提供节能的缓存一致性

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

We present a novel methodology for power reduction in embedded multiprocessor systems. Maintaining local caches coherent in bus-based multiprocessor systems results in significantly elevated power consumption, as the bus snooping protocols result in local cache lookups for each memory reference placed on the common bus. Such a conservative approach is warranted in general-purpose systems, where no prior knowledge regarding the communication structure between threads or processes is available. In such a general-purpose context the assumption is that each memory request is potentially a reference to a shared memory region, which may result in cache inconsistency, if no correcting activities are undertaken. The approach we propose exploits the fact that in embedded systems, important knowledge is available to the system designers regarding communication activities between tasks allocated to the different processor nodes. We demonstrate how the snoop-related cache probing activity can be drastically reduced by identifying in a deterministic way all the shared memory regions and the communication patterns between the processor nodes. Cache snoop activity is enabled only for the fraction of the bus transactions, which refer to locations belonging to known shared memory region for each processor node; for the remaining larger part of memory references known to be of no relation to the given processor node, snoop probings in the local cache are completely disabled, thus saving a large amount of power. The required hardware support is not only cost-efficient, but is also software programmable, which allows the system software to dynamically customize the cache coherence controller to the needs of different tasks or even different parts of the same program. The experiments which we have performed on a number of important applications demonstrate the effectiveness of the proposed approach.
机译:我们提出了一种用于嵌入式多处理器系统中降低功耗的新颖方法。在基于总线的多处理器系统中保持一致的本地缓存会导致功耗显着提高,因为总线侦听协议会导致对放置在公共总线上的每个内存引用进行本地缓存查找。在没有线程或进程之间通信结构的先验知识的通用系统中,需要采取这种保守的方法。在这样的通用上下文中,假设每个内存请求可能是对共享内存区域的引用,如果不执行任何校正活动,则可能导致高速缓存不一致。我们提出的方法利用了这样一个事实:在嵌入式系统中,有关分配给不同处理器节点的任务之间的通信活动,重要的知识可供系统设计人员使用。我们演示了如何通过确定性方式确定所有共享内存区域和处理器节点之间的通信模式,来大幅减少与监听相关的缓存探测活动。仅针对总线事务的一部分启用了缓存监听活动,总线事务指的是属于每个处理器节点的已知共享内存区域的位置。对于已知与给定处理器节点无关的其余大部分内存引用,将完全禁用本地缓存中的侦听探测,从而节省了大量电量。所需的硬件支持不仅具有成本效益,而且还可以通过软件编程,从而使系统软件可以根据不同任务甚至同一程序的不同部分动态地自定义缓存一致性控制器。我们在许多重要应用上进行的实验证明了该方法的有效性。

著录项

  • 作者

    Dash, Alokika;

  • 作者单位
  • 年度 2006
  • 总页数
  • 原文格式 PDF
  • 正文语种 en_US
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号